Abstract
Introduction
Attribute Grammars (AGs) were devised by Knuth [10] as a tool for the formal specification of programming languages. In the general case, an AG can be seen as a mapping from the language described by a Context Free Grammar (CFG) into a user defined domain. AGs have been extensively used in compiler construction [1] .
High-Level Synthesis (HLS) of special purpose architectures [7] , [12] presents many similarities with compiler construction. However, contrary to the lower levels of abstraction, HLS lacks a theoretical framework. Attempting to overcome this inefficiency and propose a unifying formal framework, an AG based approach was proposed in [4] . Earlier, a lot of other language based approaches for different aspects of the design automation process had been reported [8] , [9] , [13] .
In [4] , AG formalisms for two widely used scheduling algorithms, As Early As Possible (ASAP) and As Late As Possible (ALAP) were given. Implementations were presented in [5] and [6] . In this paper, the whole idea is further elaborated and realized into the AGENDA (Attribute Grammar driven ENvironment for the Design Automation of digital systems) environment. The implementation tool has changed from the restricting YACC compiler-compiler, to the powerful custom designed SDP [14] tool, which can handle any non-circular AG. Three scheduling algorithms, ASAP, ALAP and Resource Constrained ASAP (RC-ASAP), have been implemented. Finally, examples have been designed, from behavioral descriptions to synthesizable VHDL code.
AGENDA Overview
Design entry in an HLS system is an algorithmic description written in a Hardware Description Language (HDL). In AGENDA, the HDL used plays a dual role. On one hand, it is used to express design functionality. On the other, its syntax is used as the underlying CFG that is decorated by a synthesis AG. It must support a high level of abstraction with a strict and well-defined syntax. Such a language, used to describe hardware specifications is HardwareC [11] , a subset of which is used in AGENDA.
The first step in HLS is the transformation of the input specification into a Control/Data Flow Graph (CDFG) type internal representation. In AGENDA, a modified representation of the one presented in [15] has been adopted. All operator nodes of the CDFG are described by the set X, all inputs by set I and all outputs by O. The CDFG is constructed by attaching to all expression parsing syntactic rules of the AGENDA HDL, a standard set of semantic rules that insert operators, inputs and outputs into X, I and O respectively.
After the CDFG construction, HLS performs scheduling of all operations into control steps. Three basic scheduling algorithms (heuristics) have been implemented so far in the AGENDA environment, ASAP, ALAP and RC-ASAP. Scheduling is performed by attaching to all expression parsing syntactic rules, appropriate semantic rules for each heuristic. Data dependencies in the CDFG are translated into attribute dependencies, forcing semantic rules corresponding to operations that must be scheduled first, according to the scheduling heuristic, to be evaluated first.
AGENDA's last step is the automatic generation of synthesizable VHDL code that maps the scheduled CDFG into a Finite State Machine with Datapath (FSMD) architecture. Following the guidelines of [2] a systematic procedure for this mapping can be devised. For every operator of the graph, a VHDL concurrent process statement is produced with the corresponding operation enclosed in an IF construct. Synchronization is performed by an FSM, which generates an output state signal. The operations in each process are executed only when this signal is equal to the state they are scheduled.
Experimental Results with AGENDA
VHDL entities generated with AGENDA have been tested in Viewlogic's synthesizer with target technology the Xilinx XC4000 FPGAs. As a benchmark circuit, the differential equation solver presented in [3] , has been used. Four implementations were taken, ASAP, ALAP, RC-ASAP with up to 2 multipliers per control step and RC-ASAP with exactly 1 adder and 1 multiplier in each control step. The following From the table, one can see that with fewer resources per control step, longer schedules are produced (CS column), as expected. However, resource usage is almost the same in all cases. This is due to the fact that since resource savings come from mutually exclusive operations, this is not automatically detected by the above mentioned synthesizer software. An allocation procedure performed by AGENDA may produce better results.
Conclusions And Future Work
An AG-driven approach to the implementation of a flexible digital design automation environment has been presented in this paper. The results obtained show that this combination is promising. Its main advantages are the extensive use of existing tools and techniques (for attribute evaluation) and the incorporation of the AG formalism as a compact and modular very high-level meta-language, describing HLS algorithms. Currently we are working on the expansion of the formalism, mainly to include other scheduling and allocation algorithms. Also, we are concerned with enhancements to the AGENDA environment that will allow us to handle larger designs.
